-
Notifications
You must be signed in to change notification settings - Fork 612
Pull requests: OpenXiangShan/XiangShan
Author
Label
Projects
Milestones
Reviews
Assignee
Sort
Pull requests list
DCache: Move L2 refill error signal to refill_info
#3063
opened Jun 12, 2024 by
bosscharlie
Loading…
IssueQueue: when src0-2 read vector reg #0, transfer to src3 to read v0
#3060
opened Jun 12, 2024 by
sinsanction
Loading…
L1CacheErrorInfo: code refactor for correct and convenient clockgate
refactor
Just make code pretty
security
Some designs may introduce security issues
#3044
opened Jun 5, 2024 by
Maxpicca-Li
Loading…
IFU: fix the bug of postponing MMIO instruction fetch strategy
#3038
opened Jun 4, 2024 by
my-mayfly
Loading…
memblock: add rest clockgate of reg.
power
about power design or optimization
#3017
opened May 28, 2024 by
Maxpicca-Li
Loading…
exception: check high bits of target in brh and jmp
#3003
opened May 23, 2024 by
Tang-Haojin
Loading…
Merge ftb low power & fix fallThroughAddr calculation.
#2997
opened May 21, 2024 by
sleep-zzz
Loading…
ftb:Higher register function merging. (higher regs clock gating efficiency)
#2981
opened May 13, 2024 by
sleep-zzz
Loading…
wpu:fix the issue of abnormal power
power
about power design or optimization
#2976
opened May 13, 2024 by
Maxpicca-Li
Loading…
Memblock: Merge memblock timing fixes into master
timing
Fix bad timing
#2917
opened Apr 24, 2024 by
cz4e
Loading…
Timing: merge MemBlock timing fixes
do not merge
Do not merge this pull request
#2857
opened Apr 8, 2024 by
good-circle
Loading…
Add Sstval support
do not merge
Do not merge this pull request
#2850
opened Apr 8, 2024 by
chenguokai
Loading…
Previous Next
ProTip!
Add no:assignee to see everything that’s not assigned.